REMARKS

This Amendment is submitted in response to the Examiner's Action dated September 27, 2000, having a shortened statutory period set to expire December 27, 2000, extended to January 27, 2001.

In the Action, the Examiner has rejected claims 1-18 under 35 USC § 102(e) as being anticipated by Gates, U.S. Patent No. 5,701,409. That rejection, insofar as it might be applied to the claims as amended herein, is respectfully traversed.

As set forth in the present specification at page 7, line 9 et seq., the fault simulator card of the present invention includes a digital-to-analog converter 30 which is utilized to convert digital information regarding the test voltage level to an appropriate level analog voltage level. Digital analog converter 30 then outputs an analog signal 40 having a first voltage level to buffer amplifier 32 which amplifies that signal and outputs it as a test voltage signal which is then coupled to the PCI bus via one of the relays 36. Relays 36 are selectively controlled utilizing control register 34 so that a particular analog voltage representative of a particular hardware fault may be output onto the bus.

Gates discloses an error generation circuit for testing a digital bus which is capable of generating an error signal containing an inappropriate parity control condition or other digital signals which are erroneous. Nowhere within Gates is there the slightest suggestion of the provision of an analog voltage signal in the manner disclosed in the present specification and set

forth within the claims, amended herein, as and consequently, Applicant urges that Gates cannot be said to anticipate, show or suggest the present invention wherein an analog voltage signal representative of a specified hardware fault is determined and then output during operation of an expansion card in order to simulate a particular hardware fault. In the absence of any showing or suggestion within Gates of a manner of generating and outputting an analog voltage signal which is representative of a specified hardware fault, Applicant urges that Gates cannot be said to anticipate, show or suggest the invention set forth within claims 1-18 as amended herein and consequently, withdrawal of the Examiner's rejection and passage of this application to allowance is respectfully requested.

A request for a one-month extension of time and a check for the appropriate fee are enclosed herewith. No additional extension of time is believed to be required; however, in the event an additional extension of time is required, please consider that extension requested and please charge the fee for that extension, as well as any other fee necessary to further the prosecution of this application to IBM CORPORATION Deposit Account No. 09-0449.

Respectfully submitted,

Andrew J. Dillon Reg. No. 29,634

BRACEWELL & PATTERSON, LLP Suite 350, Lakewood on the Park 7600B North Capital of Texas Highway Austin, Texas 78731 (512) 343-6116

ATTORNEY FOR APPLICANTS